M. Harsha Priya

Personal Information

Designation: Assistant Professor

Qualification:M.Tech

Experience: 5.5 years

Specialization: VLSI System Design

Date of Joining: 29-11-2018

Phone Number: +91 8121013101

E-maillId :mharshapriya@cmrcet.org

- Garnered nearly **5 years** of experience in teaching Digital Logic Design, VLSI Design System Modelling and Simulation, Advanced Computer Architecture and Embedded System Design.
- Attained **10 months** of experience as a Design Engineer VLSI, Hyderabad.
- Completed M.Tech. from Vignan Institute of Technology and Science, Hyderabad
- Possess comprehensive and conceptual knowledge of subjects like VLSI Design and Logic Design,
- Knowledge in simulation and synthesis of Digital Design with HDLs like Verilog and VHDL in Cadence Tools and Synopsys Tool.
- Gained knowledge in IOT through intense training.
- Gained practical exposure of topics such as testing architectures while working as a Trainee
- Holds the distinction of presenting 3 Papers in International Journal of Emerging Technology and Advanced Engineering,Vol.2 and 3, Issue 6 and 7, in June and July-2013.

Achievements/Publications/workshops/Seminars/Guest Lectures

PROJECTS

- Successfully completed academic projects on:
  - Design and Implementation of Peripheral Component Interconnect Express Transmitter with VHDL using Xilinx.
  - Design and implementation of Built-in-Self Detection and Correction Architecture for Motion Estimation Computing Array in Verilog using synopsis tool.
  - Control of MP3 player using Hand gesture.
  - Design of 32 bit multiplier using Quantum Dot cell theory.

PAPER PUBLICATIONS

- Presented paper "Mapless Intelligent Navigation Technology For Space Robots" in the National conference LAMSYS-2018 organized by SDSC, SHAR, Sriharikota in Sathyabama University, Chennai.

- VLSI Architecture to Detect Correct Errors in Motion Estimation using Bi-Residue Codes, in International Journal of Emerging Technology and Advanced Engineering Vol.3, Issue-7, July-2013
- FPGA Implementation of Multichannel UART with FIFO Based on Gray Code Counter, in International Journal of Engineering Associates Vol.2, Issue 2, June 2013

Workshops and FDPs

Workshops /Faculty Development program attended:

1. **Applications on IOT** work shop conducted by IROBOT on October 2017.
2. **FDP on Embedded system** conducted by Young's mind on June 2017

Workshops & Events organized:

1. As Coordinator Successfully organized National Technical Symposium "Techno Frenzy-2018" on 16.02.2018.
2. Successfully coordinated for Mini project expo conducted by Department.